

WHAT IS CLAIMED IS:

1 1. A method for changing a phase of a clock signal, the method
2 comprising:
3 generating N clock signals that each have a period, wherein each of the N
4 clock signals has the same period and a different phase;
5 selecting first and second ones of the N clock signals to provide a selected
6 clock signal and a phase forward clock signal using selection circuits; and
7 in response to a phase change signal, shifting the phase of the selected clock
8 signal and the phase forward clock signal by causing the selection circuits to select different
9 ones of the N clock signals.

1 2. The method of claim 1 further comprising:
2 dividing the frequency of the selected clock signal by a fractional value to
3 generate an output clock signal, a frequency of the output clock signal being 1/M times the
4 frequency of one of the N clock signals, wherein M is not a whole number

1 3. The method of claim 1 wherein dynamically shifting the phase of the
2 selected clock signal by $360^\circ/N$ in response to a phase change signal further comprises
3 shifting phases of the selected clock signal and the phase forward clock signal backward by
4 $360^\circ/N$ on an edge of the selected clock signal, and shifting the phases of the selected clock
5 signal and the phase forward clock signal forward by $360^\circ/N$ on an edge of the phase forward
6 clock signal.

1 4. The method of claim 3 wherein shifting the phases of the selected
2 clock signal and the phase forward clock signal further comprises:
3 changing values of first and second select signals in response to the phase
4 change signal;
5 selecting a different one of the N clock signals to shift the phase of the
6 selected clock signal in response to the changed value of the first select signal; and
7 selecting a different one of the N clock signals to shift the phase of the phase
8 forward clock signal in response to the changed value of the second select signal.

1 5. The method of claim 4 wherein the first and the second select signals
2 are count signals, the phase of the selected clock signal and the phase forward clock signal
3 shifting forward by $360^\circ/N$ when the first and the second select signals increase, the phase of

4 the selected clock signal and the phase forward clock signal shifting backward by $360^\circ/N$
5 when the first and the second select signals decrease.

6. The method of claim 4 wherein binary values of the first and the second select signals are shifted in one direction to increase the phases of the selected clock signal and the phase forward clock signal by $360^\circ/N$, and the binary values of the first and the second select signals are shifted in a second direction to decrease the phases of the selected clock signal and the phase forward clock signal by $360^\circ/N$.

1 7. A method for changing a phase of an output clock signal, the method
2 comprising:
3 providing first and second clock signals having different phases;
4 in response to a phase change signal, shifting the phases of the first and the
5 second clock signals backward on an edge of the first clock signal;
6 in response to the phase change signal, shifting the phases of the first and the
7 second clock signals forward on an edge of the second clock signal; and
8 providing the first clock signal as the output signal.

1 8. The method of claim 7 further comprising:
2 generating N clock signals using an oscillator, phases of the N clock signals
3 being separated by $360^\circ/N$, and a period of each of the N clock signals having the same
4 length,
5 wherein the first clock signal is selected from among the N clock signals using
6 a first multiplexer, and the second clock signal is selected from among the N clock signals
7 using a second multiplexer.

1 9. The method of claim 8 wherein the phases of the first and the second
2 clock signals are shifted backward when a directional signal is a first value, and the phases of
3 the first and the second clock signals are shifted forward when the directional signal is a
4 second value.

1 10. The method of claim 9 wherein:
2 shifting the phases of the first and the second clock signals forward and
3 backward further comprises changing a value of first and second count signals in a direction
4 indicated by the directional signal, providing the first count signal to the first multiplexer, and
5 providing the second count signal to the second multiplexer.

11. The method of claim 9 wherein shifting the phases of the first and the second clock signals forward and backwards further comprises:

- generating first digital select signals that indicate to the first multiplexer which of the N clock signals to select;
- generating second digital select signals that indicate to the second multiplexer which of the N clock signals to select;
- causing a HIGH signal within each of the first and the second count signals to shift to a different bit position in response to the phase change signal;
- changing the phase of the first clock signal by selecting a different one of the N clock signals using the first multiplexer in response to changes in the first digital select signals; and
- changing the phase of the second clock signal by selecting a different one of the N clock signals using the second multiplexer in response to changes in the second digital select signals.

12. A phase shift selection circuit comprising:

- a first multiplexer that selects one of N clock signals that have different phases to provide an output clock signal;
- a second multiplexer that selects one of the N clock signals to provide a phase forward signal, a phase of the output clock signal being offset from a phase of the phase forward signal by $360^\circ/N$; and
- a phase shift selection circuit that dynamically shifts the phases of the output clock signal and the phase forward signal by $360^\circ/N$ in response to a phase change signal by causing the first and the second multiplexers to select different ones of the N clock signals.

13. The phase shift selection circuit according to claim 12 further comprising:

- a voltage controlled oscillator coupled to the first and the second multiplexers that generates the N clock signals.

14. The phase shift selection circuit according to claim 12 further comprising:

- an adjustable delay circuit coupled to the first and the second multiplexers that generates the N clock signals.

1 15. The phase shift selection circuit according to claim 12 further
2 comprising:
3 a frequency divider that divides the frequency of the output clock signal by a
4 fractional value.

1 16. The phase shift selection circuit according to claim 12 further
2 comprising:
3 a third multiplexer that selectively couples the output clock signal and the
4 phase forward signal to an input of the phase selection circuit.

1 17. The phase shift selection circuit according to claim 12 wherein the
2 phase shift selection circuit increases the phases of the output clock signal and the phase
3 forward signal by $360^\circ/N$ on an edge of the phase forward signal when a directional signal is
4 a first value, and the phase shift selection circuit decreases the phases of the output clock
5 signal and the phase forward signal by $360^\circ/N$ on an edge of the output clock signal when a
6 directional signal is a second value.

1 18. The phase shift selection circuit according to claim 12 wherein the
2 phase shift selection circuit is a counter circuit that generates first and second count signals
3 that control the first and the second multiplexers, respectively, values of the first and the
4 second count signals changing in response to the phase change signal.

1 19. The phase shift selection circuit according to claim 12 wherein the
2 phase shift selection circuit is a cyclic shift register that generates a first set and a second set
3 of digital signals that control the first and the second multiplexers, respectively, values of the
4 first and the second sets of digital signals shifting in response to the phase change signal.

1 20. A phase shift selection circuit comprising:
2 a first multiplexer that selects one of a plurality of clock signals to provide an
3 output clock signal, each of the clock signals having a different phase;
4 a second multiplexer that selects one of the clock signals to provide a phase
5 forward clock signal; and
6 a multiplexer control circuit that decreases phases of the output and the phase
7 forward clock signals on an edge of the output clock signal, and increases the phases of the

output and the phase forward clock signals on an edge of the phase forward clock signal in response to a phase change signal.

21. The phase shift selection circuit of claim 20 further comprising:
an oscillator coupled to the first and the second multiplexers that generates the clock signals.

22. The phase shift selection circuit of claim 20 further comprising:
a delay circuit coupled to the first and the second multiplexers that generates the clock signals.

23. The phase shift selection circuit of claim 20 wherein the multiplexer control circuit is a counter circuit that generates a first count signal at the first output and a second count signal at the second output, the first and the second count signals changing in response to the phase change signal.

24. The phase shift selection circuit of claim 20 further comprising:
an output counter circuit that divides the frequency of the output clock signal by a fractional value.

25. The phase shift selection circuit of claim 20 wherein the multiplexer control circuit is a cyclic shift register that generates first and second sets of digital signals, values of the first and the second sets of digital signals shifting in response to the phase change signal.

26. The phase shift selection circuit of claim 20 further comprising:
a third multiplexer coupled to receive the output clock signal and the phase forward clock signal from the first and the second multiplexers, the third multiplexer having an output coupled to an input of the multiplexer selection circuit.

27. The phase shift selection circuit of claim 20 wherein the multiplexer control circuit decreases the phases of the output and the phase forward clock signals when a phase direction signal is a first value, and the multiplexer control circuit increases the phases of the output and the phase forward clock signals when the phase direction signal is a second value.

1 28. A method for changing a phase of a clock signal, the method
2 comprising:
3 generating N clock signals that each have a period, wherein each of the N
4 clock signals has the same period and a different phase;
5 selecting a first one of the N clock signals to provide a selected clock signal
6 using a multiplexer circuit;
7 changing a voltage of a phase change signal while the multiplexer circuit is
8 ON; and
9 in response to the changed voltage of the phase change signal, shifting the
10 phase of the selected clock signal by causing the multiplexer to select a different one of the N
11 clock signals, wherein shifting the phase of the selecting clock signal does not cause glitches
12 in the selected clock signal.

1 29. A delay locked loop circuit comprising:
2 a delay circuit that generates N clock signals that have different phases;
3 a first multiplexer coupled to the delay circuit that selects one of the N clock
4 signals to provide an output clock signal;
5 a second multiplexer coupled to the delay circuit that selects one of the N
6 clock signals to provide a phase forward signal, a phase of the output clock signal being
7 offset from a phase of the phase forward signal by $360^\circ/N$; and
8 a phase shift selection circuit that dynamically shifts the phases of the output
9 clock signal and the phase forward signal by $360^\circ/N$ in response to a phase change signal by
10 causing the first and the second multiplexers to select different ones of the N clock signals.

1 30. The delay locked loop circuit of claim 29 wherein the phase shift
2 selection circuit is a counter circuit that generates first and second count signals that control
3 the first and the second multiplexers, respectively, values of the first and the second count
4 signals changing in response to the phase change signal.

1 31. The delay locked loop circuit of claim 29 wherein the phase shift
2 selection circuit is a cyclic shift register that generates a first set and a second set of digital
3 signals that control the first and the second multiplexers, respectively, values of the first and
4 the second sets of digital signals shifting in response to the phase change signal.

1 32. A phase locked loop circuit comprising:

2 an oscillator that generates N clock signals that have different phases;
3 a first multiplexer coupled to the oscillator that selects one of the N clock
4 signals to provide an output clock signal;
5 a second multiplexer coupled to the oscillator that selects one of the N clock
6 signals to provide a phase forward signal, a phase of the output clock signal being offset from
7 a phase of the phase forward signal by $360^\circ/N$; and
8 a phase shift selection circuit that dynamically shifts the phases of the output
9 clock signal and the phase forward signal by $360^\circ/N$ in response to a phase change signal by
10 causing the first and the second multiplexers to select different ones of the N clock signals.

1 33. The phase locked loop circuit of claim 32 wherein the phase shift
2 selection circuit increases the phases of the output clock signal and the phase forward signal
3 by $360^\circ/N$ on an edge of the phase forward signal when a directional signal is a first value,
4 and the phase shift selection circuit decreases the phases of the output clock signal and the
5 phase forward signal by $360^\circ/N$ on an edge of the output clock signal when a directional
6 signal is a second value.